




THIS DRAWING IS THE PROPERTY OF FAIRCHILD SEMICONDUCTOR CORPORATION. NO USE THEREOF SHALL BE MADE OTHER THAN AS A REFERENCE FOR PROPOSALS AS SUBMITTED TO FAIRCHILD SEMICONDUCTOR CORPORATION FOR JOBS TO BE EXECUTED IN CONFORMANCE WITH SUCH PROPOSALS UNLESS THE CONSENT OF SAID FAIRCHILD SEMICONDUCTOR CORPORATION HAS PREVIOUSLY BEEN OBTAINED. NO PART OF THIS DRAWING SHALL BE COPIED OR DUPLICATED OR ITS CONTENTS DISCLOSED. THE INFORMATION CONTAINED ON THIS DRAWING IS CONFIDENTIAL AND PROPRIETARY.

REVISIONS

NO.	DESCRIPTION	DATE	NAME/SITE
A	RELEASE TO DOCUMENT CONTROL	04MAR1995	JT/CB
2	RDRW FR NATIONAL TEMPLATE TO STD FSC MKT DWG TEMPLATE; CHG DIM REF FR DUAL DIM INCH[MM] TO SINGLE DIM MM; CHG MOLD BODY WIDTH FR <del>4.97</del> TO <del>3.30</del> ; CHG MOLD BODY HT FR <del>2.97</del> TO <del>3.30</del> ; REMOVE DAMBAR DIMS; ADD OVERALL BENDED LD LENGTH; CHG STRAIGHT LD DIM FR <del>13.00</del> TO <del>10.50</del> ; CHG LD PITCH FR <del>2.41</del> TO <del>2.40</del> ; CHG LD WIDTH FR <del>0.56</del> TO <del>0.36</del> ; REMOVE LD SURF TO MOLD SURF DIM; ADD MOLD BODY THICKNESS DIM; CHG PKG BOT TO LD SURF DIM FR <del>2.66</del> TO <del>2.13</del> ; REMOVE DRAFT ANGLE MOLD SURF DIMS; REMOVE EJECTOR PIN FEATURE & DIMS; CHG LD THICKNESS FR <del>0.52</del> TO <del>0.30</del> ; CHG LD BEND HT FR <del>2.67</del> TO <del>2.41</del> ; ADD NOTES SECTION.	26MAR2008	JC/FSCP

**APPROVED**  
July-14-2008



NOTES: UNLESS OTHERWISE SPECIFIED

- A) DRAWING WITH REFERENCE TO JEDEC TO-92 RECOMMENDATIONS.
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DRAWING CONFORMS TO ASME Y14.5M-1994.
- D) TO-92 (92,94,96,97,98) PIN CONFIGURATION:

P. IN	92			94			96			97			98		
	P	F	M	P	F	M	B	F	M	P	F	M	P	F	M
1	E	S	S	E	S	S	B	D	G	C	G	D	C	G	D
2	B	D	G	C	G	D	E	S	S	B	D	G	E	S	S
3	C	G	D	B	D	G	C	G	D	E	S	S	B	D	G

LEGEND:

- P - BIPOLAR      E - EMITTER      D - DRAIN
- F - JFET          B - BASE          S - SOURCE
- M - DMOS        C - COLLECTOR    G - GATE

- E) FOR PACKAGE 92, 94, 96, 97 AND 98: PIN CONFIGURATION DRAIN "D" AND SOURCE "S" ARE INTERCHANGEABLE AT JFET "F" OPTION.
- F) DRAWING FILENAME: MKT-ZA03AREV2.

APPROVALS	DATE			
DRAWN: J.U. COMPARATIVO JR.	03APR2008			
CHECKED: L. GALERA				
APPROVED: M.R. GESTOLE				
G.S. BAJE		<b>3LD, TO-92, MOLDED TO-5 STD LD FORM (J05Z OPTION)</b>		
PROJECTION	SCALE	SIZE	DRAWING NUMBER	REV
	1:1	N/A	MKT-ZA03A	2
	FORMERLY: N/A			SHEET : 1 OF 1